EPM3128ATC-10 N Integrated Circuit Chip With CPLD 128MC 10NS
100TQFP
IC CPLD 128MC 10NS 100TQFP |
Specifications of EPM3128ATC-10 N
TYPE | DESCRIPTION |
Category | Integrated Circuits (ICs) |
CPLDs (Complex Programmable Logic Devices) |
Mfr | |
Series | MAX® 3000A |
Package | |
Programmable Type | |
Delay Time tpd(1) Max | |
Voltage Supply - Internal | |
Number of Logic Elements/Blocks | |
Number of Macrocells | |
Number of Gates | |
Number of I/O | |
Operating Temperature | |
Mounting Type | |
Package / Case | |
Supplier Device Package | |
Base Product Number | EPM3128 |
Environmental & Export Classifications of EPM3128ATC-10 N
| ATTRIBUTE | DESCRIPTION |
| Moisture Sensitivity Level (MSL) | 3 (168 Hours) |
| REACH Status | REACH Unaffected |
| ECCN | EAR99 |
| HTSUS | 8542.39.0001 |
Features of EPM3128ATC-10 N
■ High–performance, low–cost CMOS EEPROM–based programmable logic
devices (PLDs) built on a MAX® architecture (see Table 1)
■ 3.3-V in-system programmability (ISP) through the built–in IEEE
Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced
pin-locking capability
– ISP circuitry compliant with IEEE Std. 1532
■ Built–in boundary-scan test (BST) circuitry compliant with IEEE
Std. 1149.1-1990
■ Enhanced ISP features:
– Enhanced ISP algorithm for faster programming
– ISP_Done bit to ensure complete programming
– Pull-up resistor on I/O pins during in–system programming
■ High–density PLDs ranging from 600 to 10,000 usable gates
■ 4.5–ns pin–to–pin logic delays with counter frequencies of up to
227.3 MHz
■ MultiVoltTM I/O interface enabling the device core to run at 3.3
V, while I/O pins are compatible with 5.0–V, 3.3–V, and 2.5–V logic
levels
■ Pin counts ranging from 44 to 256 in a variety of thin quad flat
pack
(TQFP), plastic quad flat pack (PQFP), plastic J–lead chip carrier
(PLCC), and FineLine BGATM packages
■ Hot–socketing support
■ Programmable interconnect array (PIA) continuous routing
structure for fast, predictable performance
■ PCI compatible
■ Bus–friendly architecture including programmable slew–rate
control
■ Open–drain output option
■ Programmable macrocell flipflops with individual clear, preset,
clock, and clock enable controls
■ Programmable power–saving mode for a power reduction of over 50%
in each macrocell
■ Configurable expander product–term distribution, allowing up to
32 product terms per macrocell
■ Programmable security bit for protection of proprietary designs
■ Enhanced architectural features, including:
– 6 or 10 pin– or logic–driven output enable signals
– Two global clock signals with optional inversion
– Enhanced interconnect resources for improved routability
– Programmable output slew–rate control
■ Software design support and automatic place–and–route provided by
Altera’s development systems for Windows–based PCs and Sun
SPARCstations, and HP 9000 Series 700/800 workstations
■ Additional design entry and simulation support provided by EDIF 2
0 0 and 3 0 0 netlist files, library of parameterized modules
(LPM),
Verilog HDL, VHDL, and other interfaces to popular EDA tools from
third–party manufacturers such as Cadence, Exemplar Logic, Mentor
Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
■ Programming support with the Altera master programming unit
(MPU), MasterBlasterTM communications cable, ByteBlasterMVTM
parallel port download cable, BitBlasterTM serial download cable as
well as programming hardware from third–party manufacturers and
any in–circuit tester that supports JamTM Standard Test and
Programming Language (STAPL) Files (.jam), Jam STAPL Byte-Code
Files (.jbc), or Serial Vector Format Files (.svf)
Related products
EPM3032A
IC CPLD 128MC 10NS 100TQFP |
