PCI2050BIPDV Integrated Circuit Chip PCI-to-PCI Bridge Interface 208-QFP (28x28)

 PCI2050BIPDV Integrated Circuit Chip PCI-to-PCI Bridge Interface 208-QFP (28x28)

IC INTERFACE SPECIALIZED 208LQFP

Specifications of PCI2050BIPDV

 
Features of PCI2050BIPDV

• Two 32-bit, 66-MHz PCI buses
• 3.3-V core logic with universal PCI interfaces compatible with 3.3-V and 5-V PCI signaling environments
• Internal two-tier arbitration for up to nine secondary bus masters and supports an external secondary bus arbiter
• Ten secondary PCI clock outputs
• Independent read and write buffers for each direction
• Burst data transfers with pipeline architecture to maximize data throughput in both directions
• Supports write combing for enhanced data throughput
• Up to three delayed transactions in both directions
• Supports the frame-to-frame delay of only four PCI clocks from one bus to another
• Bus locking propagation
• Predictable latency per PCI Local Bus Specification
• Architecture configurable for PCI Bus Power Management Interface Specification
• CompactPCI hot-swap functionality
• Secondary bus is driven low during reset
• VGA/palette memory and I/O decoding options
• Advanced submicron, low-power CMOS technology
• 208-terminal PDV, 208-terminal PPM, or 257-terminal MicroStar BGA™ package

Descriptions of PCI2050BIPDV

The Texas Instruments PCI2050B PCI-to-PCI bridge provides a high performance connection path between two peripheral component interconnect (PCI) buses operating at a maximum bus frequency of 66-MHz. Transactions occur between masters on one and targets on another PCI bus, and the PCI2050B bridge allows bridged transactions to occur concurrently on both buses. The bridge supports burst mode transfers to maximize data throughput, and the two bus traffic paths through the bridge act independently.

Environmental & Export Classifications of PCI2050BIPDV