IGBT Power Module MG75M2YK1 - TOSHIBA - 0.16µm Customer Structured Arrays

Quick Detail:

0.16µm Customer Structured Arrays


Description:

Oki’s 0.16µm Application-Specific Integrated Circuit (ASIC) products are available in Embedded Array(EA) architectures. The EA-based MG73M/74M/75M series uses 0.16µm drawn (0.13µm L-effective)CMOS technology. The MG73M/74M/75M series uses three, four and five metal, respectively.
The semiconductor process is adapted from Oki’s production-proven 64-Mbit DRAM manufacturing process.
The 0.16µm EA family provides significant performance, density, and power improvement over previous 0.25µm technologies. An innovative 4-transistor cell structure provides 30 % to 50% less power and 30 % to 60% more usable gates than traditional cell designs. The 0.16µm EA family operates using 1.8-V VDD core with optimized 3-V I/O buffers. The 3-, 4-, and 5-layer metal MG73M/74M/75M series contains 14 array bases, offering up to 688 I/O pads and over 12M raw gates. These EA sizes are designed to fit the most popular quad flat pack (QFP), low profile QFPs (LQFPs), thin QFPs (TQFPs), plastic ball grid array (PBGA), and metal ball grid array (MBGA) packages.
Oki uses the Virage Components memory compiler for EA designs. As such, the MG73M/74M/75M series is suited to memory-intensive ASICs and high volume designs where fine turning of package size produces significant cost or real-estate savings.


Applications:

• 0.16µm drawn 3-, 4-, and 5-layer metal CMOS
• Optimized 1.8V core
• Optimized 3.3V I/O
• Optimized 5-V TolerantI/O
• 37-ps typical gate propagation delay (for a 4xdrive inverter gate with a fanout of 2 and 0 mm of wire, operating at 1.8V)
• Over 12M raw gates and 688 I/O pads using 60µ staggered I/O
• User-configurable I/O with VSS, VDD, TTL, 3-state, and 1- to 24-mA options
• Slew-rate-controlled outputs for low-radiated noise
• Clock tree cells which reduces the maximum skew for clock signals
ow 0.1µW/MHz/gate power dissipation
• User-configurable single- and dual-port memories
• Specialized IP cores and macrocells including 32-bit ARM CPU, phase-locked loop (PLL), and peripheral component interconnect (PCI) cells
• Floorplanning for front-end simulation, backend layout controls, and link to synthesis
• Joint Test Action Group (JTAG) boundary scan and scan path Automatic Test Pattern Generation (ATPG)
• Built-in Self Test (BIST) for memory test
• Support for popular CAE systems including Cadence, Model Technology, Inc. (MTI), and Synopsys


Specifications:

Competitive Advantage:

Warranty :180 days !
Free shipping: Order over $1000 win a free shipment fee
(goods weight below 3Kg) ,during 20130901-20130930 .
Why buy from us >>> Fast / Safely / Conveniently
• Mega Source is a Stock keeper and trade company of Electronic components .Our branches office include China, Hong Kong, Sigapore , Canada . Offer business, service, resourcing and information for our global member.
• Goods are ensured the highest quality possible and are delivered to our customers all over the world with speed and precision.

How to buy >>>
• Contact us by email & sent your inquire with your Transport destination .
• Online chat, the commissioner would be responded ASAP.

Service >>>
• Forwarder Shipment to world-wide, DHL ,TNT ,UPS,FEDEX etc. buyer don`t need to worry about shipping problem
• We will try to respond as quickly as possible. But due to time zone difference, please allow up to 24 hours to get your mail replied. The products were tested by some devices or software, we ensure that there is no quality problems.
• We are committed to providing fast, convenient and safe transportation service to global buyer.