|
[China]
Trade Verify
Address: Room 405, Building A2, Niushang Zhigu, United Industrial Park, Fengtang Avenue, Shenzhen，Guangdong, China. Post code: 518100
Contact name:Amy
SZ ADE Electronics Co., Ltd |
|
Verified Suppliers
|
|
|
JM38510/32503BRA 1 Element D-Type 8 Bit Positive Edge 20-CDIP (0.300", 7.62mm)
54ALS273 OCTAL D-TYPE FLIP-FLOPS
Specifications of JM38510/32503BRA
| TYPE | DESCRIPTION |
| Category | Integrated Circuits (ICs) |
| Logic | |
| Flip Flops | |
| Mfr | Texas Instruments |
| Series | 54LS |
| Package | Tube |
| Product Status | Active |
| Function | Standard |
| Type | D-Type |
| Output Type | Tri-State, Non-Inverted |
| Number of Elements | 1 |
| Number of Bits per Element | 8 |
| Clock Frequency | 50 MHz |
| Max Propagation Delay @ V, Max CL | 28ns @ 5V, 45pF |
| Trigger Type | Positive Edge |
| Current - Output High, Low | 1mA, 12mA |
| Voltage - Supply | 4.5V ~ 5.5V |
| Current - Quiescent (Iq) | 40 mA |
| Operating Temperature | -55°C ~ 125°C (TA) |
| Mounting Type | Through Hole |
| Supplier Device Package | 20-CDIP |
| Package / Case | 20-CDIP (0.300", 7.62mm) |
Features of JM38510/32503BRA
* Choice of Eight Latches or Eight D-Type Flip-Flops in a Single
Package
* 3-State Bus-Driving Outputs
* Full Parallel Access for Loading
* Buffered Control Inputs
* Clock-Enable Input Has Hysteresis to Improve Noise Rejection
(’S373 and ’S374)
* P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and ’S374)
Descriptions of JM38510/32503BRA
absolute maximum ratings over operating free-air temperature range
(unless otherwise noted)† (’LS devices)
Supply voltage, VCC (see Note 1) : 7 V
Input voltage, VI : 7 V
Off-state output voltage : 5.5 V
Package thermal impedance, θJA (see Note 2): DB package 70 °C/W
DW package : 58 °C/W
N package : 69 °C/W
NS package : 60 °C/W
Storage temperature range, Tstg : –65°C to 150°C
Environmental & Export Classifications of JM38510/32503BRA
| ATTRIBUTE | DESCRIPTION |
| RoHS Status | ROHS3 Compliant |
| Moisture Sensitivity Level (MSL) | Not Applicable |
